View M67204_4867835.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

4141h?aero?03/04 features first-in first-out dual port memory 4096-bit x 9 organization fast flag and access times: 15, 30 ns wide temperature range: -55 c to +125 c fully expandable by word width or depth asynchronous read/write operations empty, full and half flags in single device mode retransmit capability bi-directional applications battery backup operation: 2v data retention ttl compatible single 5v 10% power supply qml q and v with smd 5962-89568 escc b with specification 9301/049 description the M67204h implements a first-in first-out algorithm, featuring asynchronous read/write operations. the full and empty flags prevent data overflow and under- flow. the expansion logic allows unlimited expansion in word size and depth with no timing penalties. twin address pointers automatically generate internal read and write addresses, and no external address information is required for the atmel fifos. address pointers are automatically incremented with the write pin and read pin. the 9 bits wide data are used in data communications applications where a parity bit for error checking is necessary. the retransmit pin reset the read pointer to zero without affecting the write pointer. this is very useful for retransmitting data when an error is detected in the system. using an array of eight transistors (8t) memory cell, the M67204h combines an extremely low standby supply current (typ = 0.1 a) with a fast access time at 15 ns over the full temperature range. all versions offer battery backup data retention capa- bility with a typical power consumption at less than 2 w. the M67204h is processed according to the methods of the latest revision of the mil prf 38535 (q and v) or esa scc 9000. rad. tolerant high speed 4 kb x 9 parallel fifo M67204h
2 M67204h 4141h?aero?03/04 block diagram pin configuration dil ceramic 28-pin 300 mils fp 28-pin 400 mils
3 M67204h 4141h?aero?03/04 pin description data in (i 0 - i 8 ) data inputs for 9-bit data reset (rs) reset occurs whenever the reset (rs ) input is taken to a low state. reset returns both internal read and write pointers to the first location. a reset is required after power-up before a write operation can be enabled. both the read enable (r ) and write enable (w ) inputs must be in the high state during the period shown in figure 1 (i.e. t rss before the rising edge of rs ) and should not change until t rsr after the rising edge of rs . the half-full flag (hf ) will be reset to high after reset (rs ). figure 1. reset notes: 1. ef , ff and hf may change status during reset, but flags will be valid at t rsc . 2. w and r = vih around the rising edge of rs. names description ff full flag xo/hf expansion out/half-full flag xi expansion in fl/rt first load/retransmit vcc power supply gnd ground i0-8 inputs q0-8 outputs w write enable r read enable rs reset ef empty flag
4 M67204h 4141h?aero?03/04 write enable (w ) a write cycle is initiated on the falling edge of this input if the full flag (ff ) is not set. data set-up and hold times must be maintained in the rise time of the leading edge of the write enable (w ). data is stored sequentially in the ram array, regardless of any current read operation. once half the memory is filled, and during the falling edge of the next write operation, the half-full flag (hf ) will be set to low and remain in this state until the difference between the write and read pointers is less than or equal to half of the total available memory in the device. the half-full flag (hf ) is then reset by the rising edge of the read operation. to prevent data overflow, the full flag (ff ) will go low, inhibiting further write opera- tions. on completion of a valid read operation, the full flag (ff ) will go high after trff, allowing a valid write to begin. when the fifo stack is full, the internal write pointer is blocked from w , so that external changes to w will have no effect on the full fifo stack. read enable (r ) a read cycle is initiated on the falling edge of the read enable (r ) provided that the empty flag (ef ) is not set. the data is accessed on a first in/first out basis, not with standing any current write operations. after read enable (r ) goes high, the data out- puts (q0 - q8) will return to a high impedance state until the next read operation. when all the data in the fifo stack has been read, the empty flag (ef ) will go low, allowing the ?final? read cycle, but inhibiting further read operations whilst the data outputs remain in a high impedance state. once a valid write operation has been completed, the empty flag (ef ) will go high after twef and a valid read may then be initiated. when the fifo stack is empty, the internal read pointer is blocked from r , so that external changes to r will have no effect on the empty fifo stack. first load/retransmit (fl /rt ) this is a dual-purpose input. in the depth expansion mode, this pin is connected to ground to indicate that it is the first loaded (see operating modes). in the single device mode, this pin acts as the retransmit input. the single device mode is initiated by con- necting the expansion in (xi ) to ground. the M67204h can be made to retransmit data when the retransmit enable control (rt ) input is pulsed low. a retransmit operation will se t the internal read point to the first loca- tion and will not affect the write pointer. read enable (r ) and write enable (w ) must be in the high state during retransmit. the retransmit feature is intended for use when a number of writes equals to or less than the depth of the fifo has occured since the last rs cycle. the retransmit feature is not compatible with the depth expansion mode and will affect the half-full flag (hf ), in accordance with the relative locations of the read and write pointers. expansion in (xi ) this input is a dual-purpose pin. expansion in (xi ) is connected to gnd to indicate an operation in the single device mode. expansion in (xi ) is connected to expansion out (xo ) of the previous device in the depth expansion or daisy chain modes. full flag (ff ) the full flag (ff ) will go low, inhibiting further write operations when the write pointer is one location less than the read pointer, indicating that the device is full. if the read pointer is not moved after reset (rs ), the full flag (ff ) will go low after 4096 writes. empty flag (ef ) the empty flag (ef ) will go low, inhibiting further read operations when the read pointer is equal to the write pointer, indicating that the device is empty.
5 M67204h 4141h?aero?03/04 expansion out/half-full flag (xo /hf ) this is a dual-purpose output. in the single device mode, when expansion in (xi ) is con- nected to ground, this output acts as an indication of a half-full memory. after half the memory is filled and on the falling edge of the next write operation, the half-full flag (hf ) will be set to low and will remain set until the difference between the write and read pointers is less than or equal to half of the total memory of the device. the half-full flag (hf ) is then reset by the rising edge of the read operation. in the depth expansion mode, expansion in (xi ) is connected to expansion out (xo ) of the previous device. this output acts as a signal to the next device in the daisy chain by providing a pulse to the next device when the previous device reaches the last memory location. data output (q 0 - q 8 ) data output for 9-bit wide data. this data is in a high impedance condition whenever read (r ) is in a high state.
6 M67204h 4141h?aero?03/04 functional description single device mode a single M67204h may be used when the application requirements are for 4096 words or less. the M67204h is in a single device configuration when the expansion in (xi ) control input is grounded (see figure 2). in this mode the half-full flag (hf ), which is an active low out- put, is shared with expansion out (xo ). figure 2. block diagram of single 4096 bits x 9 width expansion mode word width may be increased simply by connecting the corresponding input control sig- nals of multiple devices. status flags (ef , ff and hf ) can be detected from any device. figure 3 demonstrates an 18-bit word width by using two M67204h. any word width can be attained by adding additional M67204h. figure 3. block diagram of 4096 bits 18 fifo memory used in width expansion mode note: flag detection is accomplished by monitoring the ff , ef and the hf signals on either (any) device used in the width expansion configuration. do not connect any output control signals together. ) write (w) (r) read data in 9 (i) data out 9 (q) full flag reset (ff) (rs) empty flag retransmit (ef) (rt) expansion in (xi) hf M67204h (half-full flag)
7 M67204h 4141h?aero?03/04 note: 1. pointer will increment if flag is high. note: 1. xi is connected to xo of previous device. see figure 4. depth expansion (daisy chain) mode the M67204h can be easily adapted for applications which require more than 4096 words. figure 4 demonstrates depth expansion using three M67204h. any depth can be achieved by adding additional M67204h. the M67204h operates in the depth expansion configuration if the following conditions are met: 1. the first device must be designated by connecting the first load (fl ) control input to ground. 2. all other devices must have fl in the high state. 3. the expansion out (xo ) pin of each device must be connected to the expansion in (xi ) pin of the next device. see figure 4. 4. external logic is needed to generate a composite full flag (ff ) and empty flag (ef ). this requires that all ef ?s and all ffs be ored (i.e. all must be set to generate the correct composite ff or ef ). see figure 4. 5. the retransmit (rt ) function and half-full flag (hf ) are not available in the depth expansion mode. compound expansion module it is quite simple to apply the two expansion techniques described above together to cre- ate large fifo arrays (see figure 5). table 1. reset and retransmit single device configuration/width expansion mode mode inputs internal status outputs rs rt xi read pointer write pointer ef ff hf reset 0 x 0 location zero location zero 0 1 1 retransmit 1 0 0 location zero unchanged x x x read/write 1 1 0 increment increment (1) xxx table 2. reset and first load truth table depth expansion/compound expansion mode mode inputs internal status outputs rs rt xi read pointer write pointer ef ff reset first device 0 0 (1) location zero location zero 0 1 reset all other devices 0 1 (1) location zero location zero 0 1 read/write 1 x (1) xxxx
8 M67204h 4141h?aero?03/04 bidirectional mode applications which require data buffering between two systems (each system being capable of read and write operations) can be created by coupling M67204h as shown in figure 6. care must be taken to ensure that the appropriate flag is monitored by each system (i.e. ff is monitored on the device on which w is in use; ef is monitored on the device on which r is in use). both depth expansion and width expansion may be used in this mode. data flow ? through modes two types of flow-through modes are permitted: a read flow-through and a write flow- through mode. in the read flow-through mode (figure 17) the fifo stack allows a single word to be read after one word has been written to an empty fifo stack. the data is enabled on the bus at (twef + ta) ns after the leading edge of w which is known as the first write edge and remains on the bus until the r line is raised from low to high, after which the bus will go into a three-state mode after trhz ns. the ef line will show a pulse indicating tem- porary reset and then will be set. in the interval in which r is low, more words may be written to the fifo stack (the subsequent writes after the first write edge will reset the empty flag); how- ever, the same word (written on the first write edge) presented to the output bus as the read pointer will not be incremented if r is low. on toggling r , the remaining words written to the fifo will appear on the output bus in accordance with the read cycle timings. in the write flow-through mode (figure 18), the fifo stack allows a single word of data to be written immediately after a single word of data has been read from a full fifo stack. the r line causes the ff to be reset, but the w line, being low, causes it to be set again in anticipation of a new data word. the new word is loaded into the fifo stack on the leading edge of w . the w line must be toggled when ff is not set in order to write new data into the fifo stack and to increment the write pointer. figure 4. block diagram of 12288 bits 9 fifo memory (depth expansion)
9 M67204h 4141h?aero?03/04 figure 5. compound fifo expansion notes: 1. for depth expansion block see section on depth expansion and figure 4. 2. for flag detection see section on width expansion and figure 3. figure 6. bidirectional fifo mode
10 M67204h 4141h?aero?03/04 electrical characteristics absolute maximum ratings dc parameters supply voltage (vcc - gnd):.............................- 0.5v to 7.0v input or output voltage applied:. (gnd - 0.3v) to (vcc + 0.3v) storage temperature: .................................. - 65 c to + 150 c *notice: stresses beyond those listed under "absolute maxi- mum ratings? may cause permanent damage to the device. this is a stress rating only and functional oper- ation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. table 3. dc test conditions ta = ? 55 c to + 125 c; vss = 0v; vcc = 4.5v to 5.5v parameter description m M67204h-30 m M67204h-15 unit value i ccop (1) operating supply current 110 120 ma max i ccsb (2) standby supply current 5 5 ma max i ccpd (3) power down current 400 400 a max ili (4) input leakage current 1amax ilo (5) output leakage current 1amax vil (6) input low voltage 0.8 v max vih (6) input high voltage 2.2 v min vol (7) output low voltage 0.4 v max voh (7) output high voltage 2.4 v min c in (8) input capacitance 8 pf max c out (8) output capacitance 8 pf max 1. icc measurements are made with outputs open. 2. r = w = rs = fl/rt = vih. 3. all input = vcc. 4. 0.4 vin vcc. 5. r = vih, 0.4 vout vcc. 6. vih max = vcc + 0.3v. vil min = -0.3v or -1v pulse width 50 ns. for xi input, vih= 2.8v 7. vcc min, iol = 8 ma, ioh = -2 ma. 8. guaranteed but not tested.
11 M67204h 4141h?aero?03/04 ac parameters ac test conditions input pulse levels: gnd to 3.0v input rise/fall times: 5 ns input timing reference levels: 1.5v output reference levels: 1.5v output load: see figure 7 figure 7. output load table 4. ac test conditions symbol (1) symbol (2) parameter (3) (4) M67204h- 15 M67204h- 30 unit min. max. min. max. read cycle trlrl trc read cycle time 25 - 40 - ns trlqv ta access time 15 30 ns trhrl trr read recovery time 10 - 10 - ns trlrh trpw read pulse width (5) 15 - 30 - ns trlqx trlz read low to data low z (6) 0-5-ns twhqx twlz write high to data low z (6) (7) 3-5-ns trhqx tdv data valid from read high 5 - 5 - ns trhqz trhz read high to data high z (6) - 15 - 20 ns write cycle twlwl twc write cycle time 25 - 40 - ns twlwh twpw write pulse width (5) 15 - 30 - ns twhwl twr write recovery time 10 - 10 - ns tdvwh tds data set-up time 9 - 18 - ns twhdx tdh data hold time 0 - 0 - ns reset cycle trslwl trsc reset cycle time 25 - 40 - ns trslrsh trs reset pulse width (5) 15 - 30 - ns twhrsh trss reset set-up time 20 - 30 - ns
12 M67204h 4141h?aero?03/04 trshwl trsr reset recovery time 10 ? 10 ? ns retransmit cycle trtlwl trtc retransmit cycle time 25 ? 40 ? ns trtlrth trt retransmit pulse width (5) 15?30?ns twhrth trts retransmit set-up time (6) 15?30?ns trthwl trtr retransmit recovery time 10 ? 10 ? ns flags trslefl tefl reset to ef low ? 25 ? 30 ns trslffh thfh, tffh reset to hf/ff high ? 25 ? 30 ns trlefl tref read low to ef low ? 25 ? 30 ns trhffh trff read high to ff high ? 25 ? 30 ns tefhrh trpe read width after ef high 15 ? 30 ? ns twhefh twef write high to ef high ? 15 ? 30 ns twlffl twff write low to ff low ? 20 ? 30 ns twlhfl twhf write low to hf low ? 30 ? 30 ns trhhfh trhf read high to hf high ? 30 ? 30 ns tffhwh twpf write width after ff high 15 ? 30 ? ns expansion twlxol txol read/write to xo low ? 15 ? 30 ns twhxoh txoh read/write to xo high ? 15 ? 30 ns txilxih txi xi pulse width 15 ? 30 ? ns txihxil txir xi recovery time 10 ? 10 ? ns txilrl txis xi set-up time 10 ? 10 ? ns 1. std symbol. 2. alt symbol. 3. timings referenced as in ac test conditions. 4. all parameters tested only. 5. pulse widths less than minimum value are not allowed. 6. values guaranteed by design, not currently tested. 7. only applies to read data flow-through mode. table 4. ac test conditions (continued) symbol (1) symbol (2) parameter (3) (4) M67204h- 15 M67204h- 30 unit min. max. min. max.
13 M67204h 4141h?aero?03/04 figure 8. asynchronous write and read operation figure 9. full flag from last write to first read figure 10. empty flag from last read to first write
14 M67204h 4141h?aero?03/04 figure 11. retransmit figure 12. empty flag timing figure 13. full flag timing figure 14. half-full flag timing t wef t rpe w ef r
15 M67204h 4141h?aero?03/04 figure 15. expansion out figure 16. expansion in
16 M67204h 4141h?aero?03/04 figure 17. read data flow - through mode figure 18. write data flow - through mode
17 M67204h 4141h?aero?03/04 ordering information note: 1. contact atmel for availability. reference number temperature range speed package quality flow mmcp-67204hv-15-e (1) 25 c 15 ns sb28.3 engineering samples mmcp-67204hv-15 -55 to +125 c 15 ns sb28.3 standard mil. mmcp-67204hv-30 -55 to +125 c 30 ns sb28.3 standard mil. smcp-67204hv-15sb -55 to +125 c 15 ns sb28.3 scc b smcp-67204hv-30sb -55 to +125 c 30 ns sb28.3 scc b 5962-8956810qtc -55 to +125 c 15 ns sb28.3 qml q 5962-8956809qtc -55 to +125 c 30 ns sb28.3 qml q 5962-8956810vtc -55 to +125 c 15 ns sb28.3 qml v 5962-8956809vtc -55 to +125 c 30 ns sb28.3 qml v 5962d8956810vtc -55 to +125 c 15 ns sb28.3 qml v rha 5962d8956809vtc -55 to +125 c 30 ns sb28.3 qml v rha mmdp-67204hv-15-e 25 c 15 ns fp28.4 engineering samples mmdp-67204hv-15 -55 to +125 c 15 ns fp28.4 mil. mmdp-67204hv-30 -55 to +125 c 30 ns fp28.4 mil. smdp-67204hv-15sb -55 to +1251 c 15 ns fp28.4 scc b smdp-67204hv-30sb -55 to +125 c 30 ns fp28.4 scc b 5962-8956810qnc -55 to +125 c 15 ns fp28.4 qml q 5962-8956809qnc -55 to +125 c 30 ns fp28.4 qml q 5962-8956810vnc -55 to +125 c 15 ns fp28.4 qml v 5962-8956809vnc -55 to +125 c 30 ns fp28.4 qml v 5962d8956810vnc -55 to +125 c 15 ns fp28.4 qml v rha 5962d8956809vnc -55 to +125 c 30 ns fp28.4 qml v rha mm0 -67204hv-15-e (1) 25 c 15 ns die engineering samples 5962-8956810q9a (1) -55 to +125 c15 nsdie qml q 5962-8956810v9a (1) -55 to +125 c15 nsdie qml v
18 M67204h 4141h?aero?03/04 package drawings 28-lead side braze 300 mils
19 M67204h 4141h?aero?03/04 28-lead flat pack (400 mils)
printed on recycled paper. disclaimer: atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company?s standar d warranty which is detailed in atmel?s terms and conditions located on the company?s web site. the company assumes no responsibi lity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi thout notice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel products, expressly or by implication. atmel?s products are not aut horized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature 4141h?aero?03/04 ? atmel corporation 2003. all rights reserved. atmel ? and combinations thereof are the registered trademarks of atmel corporation or its subsidiaries. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of M67204

	To Download M67204 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .